

United States Patent [19]

Myer et al.

[11] 4,239,312

[45] Dec. 16, 1980

[54] PARALLEL INTERCONNECT FOR PLANAR ARRAYS

[75] Inventors: Jon H. Myer, Woodland Hills; Jan Grinberg, Los Angeles, both of Calif.

[73] Assignee: Hughes Aircraft Company, Culver City, Calif.

[21] Appl. No.: 964,550

[22] Filed: Nov. 29, 1978

[51] Int. Cl.³ H05K 1/08

[52] U.S. Cl. 339/17 N; 339/49 B

[58] Field of Search 339/17 CF, 17 M, 17 LM,
339/17 N, 18 R, 18 C, 48, 49 B, 252 R, 254 R,
254 M; 361/412

[56] References Cited

U.S. PATENT DOCUMENTS

640,478	1/1900	Metcalf	339/48
2,948,875	8/1960	Batcheller	339/48
3,071,843	1/1963	Horton	361/412
4,045,107	8/1977	Sutherland	339/49 B

OTHER PUBLICATIONS

IBM Tech. Discl. Bulletin, Schneider, vol. 7, No. 4, p. 331, 9-1964.

IBM Bulletin, Roche, vol. 5, No. 11, p. 14, 4-1963.

IBM Bulletin, Essert, vol. 7, No. 10, p. 873, 3-1965.

IBM Bulletin, Miller, vol. 8, No. 3, p. 380, 8-1965.

IBM Bulletin, Beverly, vol. 8, No. 10, p. 1325.

Primary Examiner—Neil Abrams

Attorney, Agent, or Firm—Lewis B. Sternfels; W. H. MacAllister

[57] ABSTRACT

A large scale parallel architecture in which many parallel channels numbering 10^2 or more operate simultaneously to create a natural and efficient organization for processing two-dimensional arrays of data. The architecture comprises a plurality of stacked integrated circuit wafers having top and bottom surfaces, electric signal paths extending through each of the wafers between the surfaces, and micro-interconnects (smaller than 50 mil) on the surfaces of adjacent wafers interconnecting the respective electric signal paths with a topographical one-to-one correspondence.

7 Claims, 14 Drawing Figures

